


PROCESSOR 100

# FIG. 1



72 SEQ. NO.	74 UOP	76 EXECUTED	78 Thread	80 PATH	82 RET	84 Exception/Fault Code (Vector)
N	OP	1	0	0	0	14 (e.g., Page Fault)
N+1	OP	0	0			
N+2	OP	0	1			
N+3	OP	0	1			

ROB 152

FIG. 2




FIG. 3

## PIPELINING ASYNCHRONOUS FAULTS




FIG. 4




FIG. 5

## SYNCHRONIZING ASYNCHRONOUS FAULTS




FIG. 6





FIG. 7

Synchronous Event Pipeline 1 (e.g., short latency execution pipeline)



Asynchronous Event Pipeline 1 (e.g., long latency execution pipeline)





FIG. 8

Synchronous Event Pipeline 1 (e.g., short latency execution pipeline)



Asynchronous Event Pipeline 1 (e.g., long latency execution pipeline)

FIG. 9